CPE/CSC 142

Term Project

Phase 2

Tyler Moua: 33% Contribution

Aaron Rai: 33% Contribution

Micaela Varquez: 33% Contribution

Table of Contents

Chapter Page

Status Report……………………...………………………….……………………………………

Datapath Diagram …………………………...……………………

Control Logic Representation……………………………………………..

Verilog Source Code………………………………………..

ALUControlUnit…………………………………….

BCHazardControlUnit…………………………………….

BranchEquator…………………………………….

ControlUnit…………………………………….

CPU…………………………………….

DataMemory…………………………………….

EXMEM…………………………………….

IDEX…………………………………….

IFID…………………………………….

InstructionMemory…………………………………….

MainALU…………………………………….

MEMWB…………………………………….

MUX1-7…………………………………….

PC…………………………………….

RegisterFile…………………………………….

RegisterForwardingUnit…………………………………….

ShiftLeft…………………………………….

SignExtentions…………………………………….

ZeroExtend…………………………………….

Stimulus Module Used...…………………………………………………………………………